Abstract-During the design process of a complex system on chip most time is spent on the verification task. Structural verification is one of the primary strategies for testing. We present a method, where the structural testing effort is minimised. This is based on an algorithm, which identifies a set of linearly independent paths of a control flow graph together with a shortest path search. An example is given, where the effort for structural testing can be reduced by more than 40%.
I. INTRODUCTION
With the high complexity of integrated circuits, especially in the wireless communication domain, verification has become one of the most complicated and time consuming tasks in the design process. Already up to 70% of development time is spent on verification and testing [1] , [2] . Verification is done on many different design levels starting on algorithmic level down to architecture level and finally ends after production [3] , [4] . CoWare [5] gives an example, where a simulation of four seconds in real-time takes five minutes simulation time at the algorithmic level. The simulation time on gate level alone would take 1.25 years. The high complexity imposed by a modern System-on-Chip increases the number of test cases and therefore simulation time.
The major approaches for verification are structural (white box testing) and functional verification (black box testing). Functional testing compares test program behavior against its specification, whereas structural verification analysis the internal structure of a program for errors [6] . This is often expressed with different kinds of metrics like test coverage metrics, fraction of code exercised by verification, statement coverage, branch coverage, or path coverage.
The structural testing criteria [7] applied to an example. Finally some conclusions are drawn in Section VI.
II. RELATED WORK McCabe [7] defined the cyclomatic complexity of a software function and emphasised the importance of structural verification for efficient white box testing. The designer selects a so called primary path, which is used to derive other paths. The primary path and the derived paths build up a set of test cases. This approach constructs test cases tailored to the functionality of a software function, whereas our approach minimises run time of test cases. Agrawal [8] presented a method for computing all bases of an CFG. In this work a reduction of test cases is achieved by selecting the leaves of the post-or predominator tree for the test case. The aim is to provide solutions for situations, which do not need a full test coverage. Structural testing based on minimum kernels is presented by Dubrova [9] . In this work, similar to the work Agrawal, also a combination of post-and predominator trees is used to identify test cases. Poole's algorithm [10] is used for deriving an arbitrary set of linear independent paths and Makaruk et al. [11] derives paths from descriptions in the unified modelling language (UML). Not every possible path of a control flow is feasible, because of interdependent conditions, so that removing so called non feasible paths [12] , [13] allows for reducing the verification effort.
III. GRAPH PREREQUISITES The structural verification of a function is based on the analysis of graph structures. The following list enumerates the basic definitions for graphs that are needed in the remaining part. Paths are combined by adding or subtracting the corresponding vector representations. For example the path p4 can be linearly expressed by the p4 = P + P2 p3.
Not every permutation of vector entries corresponds to a valid path through the CFG, which means that the set of vectors of valid paths for the CFG is a subset of the set of all possible vectors with the dimension S . Since linear combinations of vectors from this subset exist, that do not create valid paths through the CFG, this subset does not form a subspace.
In the following we use the term basis of paths or short basis as a maximal set of linearly independent paths of the span of the possible paths. Linear independence means each path vector in the basis set cannot be formed as a combination of other paths of the basis. Therefore, any path through the control flow graph can be formed as a combination of paths in the basis. The set {jPl, 2} is not a basis, because there is no possibility to construct the path vector p4. Whereas the set {j,P2, p3} defines a basis. Such a basis is not unique, thus a CFG can have more than one basis.
The structured testing criteria [7] requires the verification of all paths of a basis in order to test all decisions of the CFG independently. Hence, the number of vectors of the basis defines the number of needed test cases to achieve this structural testing criteria. McCabe's measure [7] cyclomatic complexity V(G), which has its origin from the cyclomatic number defined in graph theory [14] , is equal to the number of paths in the basis (dimension of the basis). It can be computed with the expression V(G) = 1.1-VI + 2.
(1) According to (1) a basis for the CFG of Example 1 (Fig. 1 ) has three entries (eight edges and seven vertices). In this case four different bases Bi can be identified B1 {p,p2,p3},B2 {P1,P2,P4} (2) B3= {P, P3, P4}, 134 = {P2~,] 5,4}.
The cycle count (CC) annotation of the basic blocks in Fig. 1 KCC(beg(eslel))) (6) The entries are built by assigning each entry of the vector the execution time of the corresponding basic block.
An algorithm for the generation of a basis has been presented by Poole [10] and is shown in Listing 1 for convenience. This algorithm is based on a depth-first search through the CFG. Each time a vertex is visited for the first time, one of the outgoing edges is marked arbitrarily as default edge (line 6) . After that the recursion of the function follows the default edge and afterwards it follows the other outgoing edges of the current vertex (line [8] [9] . If the vertex has been already visited, only the default path is taken (line 12 By storing the paths to the exit vertex, so that each time an already visited vertex is found, the already found default path to the exit can be used. This yields a complexity of 0( VU + 8) In this algorithm the resulting basis depends on the arbitrarily chosen edges for the default paths. In Fig. 2 the four possible default edge selections of Example 1 (marked with thicker edges) are depicted, resulting in the four bases given in (2) . The minimisation of (3) on the graph G, where the default edge is chosen to be the marked shortest path edge. Proof: We assume that a basis 132 exists, which is different from B1, with an overall execution time that is smaller than the one of B1. This implies that at least one of the chosen default edges is different compared to the default edges of the basis B1. This means that a default edge has been chosen that points to a basic block with a higher execution time. Therefore, the overall execution of the basis B32 will be higher than the one of B1 which contradicts the assumption. P2   P13   P15   P19   P82   P93   P32   P33   135   P36   P27   P23  P40   P53   P34   P62   P634   P364   P3  P3  P4  P5  A5  P6~l2  P6~l3  P64l   t( A )   14  22  23  24  23  24  23  24  23  24  22  23  22  23  24  23  24  23  24  23  24  22  23  7  13  14  15   389   573   TABLE I   MINIMAL AND MAXIMAL TIMING FOR TESTING OF THE predcase2 FUNCTION. Table I reports on the number of basis paths found in the control flow graph and its needed cycle count. The set Bmin establishes the basis, which achieves a minimum verification time (Tmin = 389) and the set Bmax builds the maximal verification time (Tmax = 573) for this functions. Note that the set of paths, which builds a minimal and the maximal verification time has three paths in common (P162, P63, and P64)-
The difference between maximum and minimum overall verification time for this function exhibits (Tm-" 1.47) 47%, which highlights the tremendous importance of a carefully chosen test bench.
VI. CONCLUSIONS
The need for reduced verification both in regression test and in post production testing of SoC has increased with the complexity of the manufactured devices. Especially structured testing is a standard technique for the verification of an SoC. We present a method for the selection of a basis that consumes least time for verification by applying Poole's algorithm together with a shortest path algorithm. The difference between a best case and worst case scenario is shown on the example of a function of an MPEG algorithm, which demonstrates the potential of a time minimised selection of test paths.
